Background Hazard_(computer_architecture)
instructions in pipelined processor performed in several stages, @ given time several instructions being processed in various stages of pipeline, such fetch , execute. there many different instruction pipeline microarchitectures, , instructions may executed out-of-order. hazard occurs when 2 or more of these simultaneous (possibly out of order) instructions conflict.
Comments
Post a Comment